Abstract-The main task of the interlock system is to prevent any damage to the cost expensive components of the RF station. The implementation of the interlock should guarantee a maximum of uninterrupted time of operation which includes the implementation of self diagnostic and repair strategies on module basis. Additional tasks include collection and temporary storage of status information of individual channels; transfer of this information to a higher level control system, but also the enactment of slow control functions.
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The interlock implementation is based on a 4U 19"-Crate which houses a controller and different slave modules which implement the interface to the components of the RF station. A dedicated, user defined backplane connects the controller to all slave modules.
The Controller incorporates a 32-bit RISC NIOS-II processor inside a Cyclone-It FPGA device from ALTERA 161. The program running on this processor performs all necessary control and monitoring functions to all slave modules in the crate, but not the interlock function itself. The interlock function is implemented as hardwired logic and keeps working, even if the processor stops or the program hangs up. The software performs a system-test on power-up, to test the hardware functionality and the crate configuration. On success, the interlock hardware gets configured for operation and the crate is put into the working state. After initialization higher level applications get loaded. This covers the communication interface to the control system and a diagnostic interface, which is used during installation and trouble shooting. For this purpose, LabVIEW tools are used to present information. In addition, a HTTP Server on the interlock controller provides the possibility to change configuration and view actual status information. It also implements tools which allow to reconfigure the whole FPGA design or to upload a new software version via Ethernet.
I. INTRODUCTION
The RF system for the European XFEL will consist of about 33...40 RF stations supplying RF power at 1.3GHz for the superconducting cavities of the linear accelerator of the XFEL [1] .
Each RF station generates RF pulses of up to 1OMW at a pulse duration of max. 1.5ms and a repetition rate up to 1OHz. The RF station consists of a klystron, a pulse transformer, a pulsed high voltage power supply, a low level RF system, auxiliary power supplies and an interlock system [2] . The main task of the interlock system is the protection of the different subsystems of the RF stations and of all the components connected to the station. In addition it provides slow control functions for the subsystems. Since the interlock system will be installed in the accelerator tunnel, which gives no access during beam operation, the interlock system has to provide monitoring functions, which allow to localize failures remotely. During scheduled maintenance time the service personnel is able to exchange broken subunits quickly. In addition all monitored signals will be transferred to the accelerator main control system, where correlations between accelerator and RF station operation can be determined. The interlock system is a modular system so that malfunctioning interlock modules can be exchanged without replacing the complete system.
II. REQUIREMENTS
The interlock system has to deal with 3 types of errors: * 
SOFTWARE
The main part of the software is executed on the NIOS-I1 CPU. One primary task is the interlock initialisation procedure. This is done by the System-Test at each power-up. It makes sure that the interlock hardware will operate correctly. The System-Test checks the backplane buses and signals, all slave modules and the controller itself. It also tests firmware compatibility between the modules and number and a test-ok flag. The information is kept in the module ROM and is also collected in a separate hardware database for later hardware tracking and maintenance.
The interlock system will only work with modules with a valid serial number and a test-flag set to "ok". That guarantees that only proven hardware can be installed in the system on repair or setup. The Interlock System will detect hardware changes by itself automatically and will demand for confirmation over the WebInterface of the Interlock System. The chief engineer is the only person who is authorized to give this confirmation.
ADMINISTRATION
The Interlock administrative functions are accessable over the HTTP Server over network. It has a small user mangement to limit access to authorized persons only and will check usemame, password and ip-address. The Web-Interface allows the authorized user to view signal status, to edit interlock-signal masks, to set thresholds of analog inputs like temperatures and it gives access to slow control functions. It has a special mode for firmware-update with double password protection1. A separate tool under LabVEW exists to upload firmware over network to interlock slave modules and edit their module information block. It is possible to update several modules simultaneously to shorten the time of a full-system firmware update. Firmware updates get active after reboot only and do not affect running interlock operations.
COMMUNICATION
There are several build-in interfaces for communication with higher level applications like the Control System and Diagnostic Tools. The Interlock System sends its signal status information periodically to the control system using a metaserver and to a LabVEW Datalogger. The logged information can be analysed by some LabVEW tools and is helpful for error diagnostics during the installation process. The detailed signal information is stored in a history of about several months. This allows offline signal analysis and helps to find error sources2 in the RF-Station. Data recordings can be easily exported to applications like MS Excel for further analysis or for creating reports.
Prigure 6 -Diagnostc tools uncter LaDVIEW V. RESULTS Two full featured interlock systems are actually in use at DESY in Hamburg at the Klystron Teststand and at DESY in Zeuthen for PITZ3. They are working very well and fullfill our expectations. Another system with little adaptation is planned for the Electron-Gun at PITZ. Further systems will be installed this year. We are looking forward to developing an automated test system for interlockmodules for quick validation and shorter setup process.
The planned TINE [4] Server for the interlock system could not be accomplished yet because of some incapabilities of the NIOS-II processor and problems with the LWIP-stack. Because the NIOS-II neither fits our requirements nor owns a MMU4 we are planning to incorporate a so called "Computer on Module" into the Controller (see Figure 9 ), which will be connected via PCI Bus. Advantages of using a "Computer on Module" are the standarized computer architecture with common interfaces (PCI, USB, etc.), a processor with MMU support, increased performance and the capability to run most of popular operation systems (e.g. Linux). Most parts of the Interlock Software will be ported to the X-Board [7] Platform and will run under Linux.
With Linux as the operation system, it will be much easier to get the TINE Server running and any other application. In this case the metaserver will be obsolete. 
